

## PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2001-339057

(43)Date of publication of application : 07.12.2001

(51)Int.Cl.

H01L 27/146  
 G06T 1/00  
 H01L 21/3205  
 H01L 21/768  
 H01L 27/00  
 H01L 21/8238  
 H01L 27/092  
 H01L 27/14  
 H01L 29/786  
 H04N 5/335

(21)Application number : 2000-160330

(71)Applicant : KOYANAGI MITSUMASA  
FUJI XEROX CO LTD

(22)Date of filing : 30.05.2000


(72)Inventor : KOYANAGI MITSUMASA  
OKANO TAISUKE  
MIYAGAWA NOBUAKI

## (54) METHOD OF MANUFACTURING THREE-DIMENSIONAL IMAGE PROCESSOR

## (57)Abstract:

**PROBLEM TO BE SOLVED:** To provide a manufacturing method for a three-dimensional image processor which can sharply simplify the manufacture process due to needlessness of mounting and removal process of a supporting board, can manufacture a three-dimensional image processor by simple and easy process, and can form embedded wiring surrounded by a highly reliable insulating film.

**SOLUTION:** A transparent substrate 10 made of quartz glass, where many microlenses 12 are made two-dimensionally, is bonded to a photoelectric transfer substrate 20 where a photodiode and a MOS transistor are made on an n-type silicon crystalline substrate 16 wherein an insulating layer 36 consisting of silicon diode is inserted, through an adhesive 14 consisting of high polymer material such as epoxy resin, polyimide resin, or the like, so that the main face of the photoelectric transfer substrate 20 and the rear of the transparent substrate 10 may oppose to each other.



## LEGAL STATUS

[Date of request for examination]

19.04.2004

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or

Best Available Copy

application converted registration]  
[Date of final disposal for application]  
[Patent number]  
[Date of registration]  
[Number of appeal against examiner's decision  
of rejection]  
[Date of requesting appeal against examiner's  
decision of rejection]  
[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

## \* NOTICES \*

JPO and NCIP I are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

---

## CLAIMS

---

### [Claim(s)]

[Claim 1] The manufacture approach of a three-dimension image processing system of pasting up the transparence substrate equipped with the lens which condenses light, and the photo-electric-conversion substrate which was electrically connected to this optoelectric transducer while the optoelectric transducer was formed in the principal plane and with which it embedded and wiring was formed so that the rear face of a transparence substrate and the principal plane of a photo-electric-conversion substrate may counter, and manufacturing a three-dimension image processing system.

[Claim 2] The manufacture approach of a three-dimension image processing system according to claim 1 of grinding the rear-face side of said photo-electric-conversion substrate, exposing said embedding wiring, pasting up so that the magnification conversion substrate which was electrically connected to this amplifier and the analog-to-digital converter and with which it embedded and wiring was formed may be electrically connected to the outcrop of said embedding wiring in this amplifier and an analog-to-digital converter while an amplifier and an analog-to-digital converter are formed in the rear face of this photo-electric-conversion substrate at a principal plane, and manufacturing a three-dimension image processing system.

[Claim 3] The manufacture approach of a three-dimension image processing system according to claim 2 of grinding the rear-face side of said magnification conversion substrate, exposing said embedding wiring, pasting up so that the data storage substrate which was electrically connected to this data storage while data storage was formed in the rear face of this magnification conversion substrate at the principal plane and with which it embedded and wiring was formed may be electrically connected to the outcrop of said embedding wiring in this data storage, and manufacturing a three-dimension image processing system.

[Claim 4] The manufacture approach of a three-dimension image processing system according to claim 3 of grinding the rear-face side of said data storage substrate, exposing said embedding wiring, pasting up so that the data-processing substrate which was electrically connected to this data processor while the data processor was formed in the rear face of this data storage substrate at the principal plane and with which it embedded and wiring was formed may be electrically connected to the outcrop of said embedding wiring in this data processor, and manufacturing a three-dimension image processing system.

[Claim 5] The manufacture approach of a three-dimension image processing system according to claim 4 of grinding the rear-face side of said data-processing substrate, exposing said embedding wiring, pasting up so that the output circuit substrate which was electrically connected to this output circuit while the output circuit was formed in the rear face of this data-processing substrate at the principal plane and with which it embedded and wiring was formed may be electrically connected to the outcrop of said embedding wiring in this output circuit, and manufacturing a three-dimension image processing system.

---

[Translation done.]

## \* NOTICES \*

JP0 and NCIP1 are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\*\* shows the word which can not be translated.

3.In the drawings, any words are not translated.

---

## DETAILED DESCRIPTION

---

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to the manufacture approach of a three-dimension image processing system.

[0002]

[Description of the Prior Art] In recent years, development of the three-dimension semiconductor integrated circuit equipment which accumulated two or more circuit functional block in three dimensions is furthered from the purposes, such as high integration, densification, etc. of semiconductor integrated circuit equipment. Especially the three-dimension image processing system (intelligent image processor) that unified the digital disposal circuit for processing image sensors and its signal carries out high-speed processing of the image data obtained from a photosensor at juxtaposition, and since it becomes possible to obtain a high-definition image on real time, it has many hope.

[0003] Although the manufacture had been considered by the monolithic method which repeats SOI substrate formation and formation of the semiconductor device to a SOI substrate using the SOI (Silicon On Insulator) technique by laser recrystallization etc. at the beginning, these three-dimensions semiconductor integrated circuit equipment had problems, like production time with difficult crystalline reservation is long, in order to have carried out the laminating of the SOI to the multilayer.

[0004] For this reason, the manufacture approach of the three-dimension semiconductor integrated circuit equipment by the lamination technique which sticks the single crystal semiconductor substrates by which a semiconductor device or semiconductor integrated circuit equipment was produced beforehand is considered variously.

[0005] The CUBIC technique which sticks the semi-conductor substrate thin-film-ized by polish as a kind of a lamination technique on a monthly semiconductor world (1990 year 9 month number p58-64, such as wood Yoshihiro) is proposed. With a CUBIC technique, after pasting up the 1st semi-conductor substrate with which the semiconductor device was first formed on the silicon substrate on a support substrate, polishing of the excessive silicon substrate is carried out, and it is thin-film-ized. Next, wiring required for connection of the lengthwise direction of devices, such as embedding wiring, backwiring, and a contact member that consists of a bump/a pool, is formed, and the 1st semi-conductor substrate and the 2nd semi-conductor substrate with which the semiconductor device was formed on the silicon substrate are stuck. And finally a support substrate is removed and the semiconductor device of multilayer structure is completed.

[0006] Moreover, the manufacture approach of the three-dimension semiconductor integrated circuit equipment by the lamination technique is indicated by JP,6-260594,A. Although the point which carries out polishing of the excessive silicon substrate, and thin-film-izes it is common on the CUBIC technique after this approach pastes up the 1st semi-conductor substrate with which the semiconductor device was formed on the silicon substrate on a support substrate The point that the deep groove for forming embedding wiring in the 1st semi-conductor substrate beforehand is prepared, And it differs from the CUBIC technique at the point which removes a

support substrate for the 1st semi-conductor substrate and the 2nd semi-conductor substrate with which the semiconductor device was formed on the silicon substrate after lamination and lamination, and forms embedding wiring.

[0007]

[Problem(s) to be Solved by the Invention] However, any manufacture approach includes the process which exfoliates lamination in a support substrate, and exfoliates the 1st semi-conductor substrate from a support substrate in the 1st semi-conductor substrate after grinding, and had the problem that a production process was complicated. Since it is necessary to form the transparence substrate equipped with the micro lens which constitutes image sensors in the front face after removing a support substrate to manufacture a three-dimension image processing system especially, a production process becomes complicated still more.

[0008] Moreover, with a CUBIC technique, in order to remove a support substrate after carrying out polishing of the excessive silicon substrate and thin-film-izing it, when removing a support substrate, there was a problem that the integrated circuit formed on the semi-conductor substrate was damaged.

[0009] moreover, by the approach indicated by JP,6-260594,A In order to paste up the 1st semi-conductor substrate with which the deep groove for forming embedding wiring was prepared beforehand on a support substrate, In order to oxidize the side attachment wall of a deep groove and to form an insulator layer, after pasting up the problem that removal of the adhesives which entered the deep groove is difficult, and the 1st semi-conductor substrate and the 2nd semi-conductor substrate, Oxidation temperature could not be raised beyond the heat-resistant temperature of adhesives, but there was a problem that a reliable insulator layer could not be formed.

[0010] This invention is made in view of the trouble of the above-mentioned conventional technique, the purpose of this invention has the unnecessary attachment-and-detachment process of a support substrate, a production process can be simplified sharply, and it is in offering the manufacture approach of a three-dimension image processing system that a three-dimension image processing system can be manufactured according to a simple and easy process. Moreover, other purposes of this invention are to offer the manufacture approach of the three-dimension image processing system which was surrounded by the reliable insulator layer and which can embed and can form wiring.

[0011]

[Means for Solving the Problem] In order to attain the above-mentioned purpose, the manufacture approach of a three-dimension image processing system according to claim 1 is characterized by pasting up the transparence substrate equipped with the lens which condenses light, and the photo-electric-conversion substrate which was electrically connected to this optoelectric transducer while the optoelectric transducer was formed in the principal plane and with which it embedded and wiring was formed so that the rear face of a transparence substrate and the principal plane of a photo-electric-conversion substrate may counter, and manufacturing a three-dimension image processing system.

[0012] The transparence substrate equipped with the lens which condenses light in invention of claim 1, without using a support substrate etc., In order to paste up the photo-electric-conversion substrate which was electrically connected to this optoelectric transducer and with which it embedded and wiring was formed so that the rear face of a transparence substrate and the principal plane of a photo-electric-conversion substrate may counter while an optoelectric transducer is formed in a principal plane, A transparence substrate can be used as a transparence substrate of image sensors as it is, and the adhesion process to a support substrate, the removal process from a support substrate, and the formation process of a transparence substrate are unnecessary, and can simplify sharply the production process of a three-dimension image processing system. Moreover, since it sticks with a transparence substrate after embedding at a photo-electric-conversion substrate and forming wiring, embedding wiring surrounded by the reliable insulator layer can be formed.

[0013] The manufacture approach of a three-dimension image processing system according to claim 2 In invention of claim 1, grind the rear-face side of said photo-electric-conversion

substrate, and said embedding wiring is exposed. The magnification conversion substrate which was electrically connected to this amplifier and the analog-to-digital converter while the amplifier and the analog-to-digital converter were formed in the principal plane at the rear face of this photo-electric-conversion substrate and with which it embedded and wiring was formed It is characterized by pasting up so that this amplifier and an analog-to-digital converter may be electrically connected to the outcrop of said embedding wiring, and manufacturing a three-dimension image processing system.

[0014] According to invention of claim 2, the three-dimension image processing system which carried out the laminating of the magnification conversion substrate which was electrically connected to the amplifier and the analog-to-digital converter according to the simple and easy process of polish and adhesion, and with which it embedded and wiring was formed to the image-sensors section which consists of a transparence substrate and a photo-electric-conversion substrate can be manufactured.

[0015] The manufacture approach of a three-dimension image processing system according to claim 3 In invention of claim 2, grind the rear-face side of said magnification conversion substrate, and said embedding wiring is exposed. The data storage substrate which was electrically connected to this data storage while data storage was formed in the principal plane at the rear face of this magnification conversion substrate and with which it embedded and wiring was formed It is characterized by pasting up so that this data storage may be electrically connected to the outcrop of said embedding wiring, and manufacturing a three-dimension image processing system.

[0016] According to invention of claim 3, the three-dimension image processing system which carried out the laminating of the data storage substrate which was electrically connected to data storage while the store was formed in the principal plane of the simple and easy process of polish and adhesion, and with which it embedded and wiring was formed to the layered product by which the magnification conversion substrate was formed in the image-sensors section which consists of a transparence substrate and a photo-electric-conversion substrate of polish and adhesion can be manufactured.

[0017] The manufacture approach of a three-dimension image processing system according to claim 4 In invention of claim 2, grind the rear-face side of said data storage substrate, and said embedding wiring is exposed. The data-processing substrate which was electrically connected to this data processor while the data processor was formed in the principal plane at the rear face of this data storage substrate and with which it embedded and wiring was formed It is characterized by pasting up so that this data processor may be electrically connected to the outcrop of said embedding wiring, and manufacturing a three-dimension image processing system.

[0018] According to invention of claim 4, the three-dimension image processing system which carried out the laminating of the data-processing substrate which was electrically connected to this data processor while the data processor was formed in the principal plane of the simple and easy process of polish and adhesion, and with which it embedded and wiring was formed to the layered product by which the magnification conversion substrate and the data storage substrate were formed in the image-sensors section which consists of a transparence substrate and a photo-electric-conversion substrate of polish and adhesion can be manufactured.

[0019] The manufacture approach of a three-dimension image processing system according to claim 5 In invention of claim 4, grind the rear-face side of said data-processing substrate, and said embedding wiring is exposed. This output circuit pastes up the output circuit substrate which was electrically connected to this output circuit while the output circuit was formed in the principal plane and with which it embedded and wiring was formed on the rear face of this data-processing substrate so that it may connect with the outcrop of said embedding wiring electrically. It is characterized by manufacturing a three-dimension image processing system.

[0020] According to invention of claim 5, the three-dimension image processing system which carried out the laminating of the output circuit substrate which was electrically connected to the layered product by which the magnification conversion substrate, the data storage substrate, and the data processor were formed in the image-sensors section which consists of a transparence

substrate and a photo-electric-conversion substrate of polish and adhesion according to it in this output circuit while the output circuit was formed in the principal plane of the simple and easy process of polish and adhesion, and with which it embedded and wiring was formed can be manufactured.

[0021]

[Embodiment of the Invention] Hereafter, the manufacture approach of the three-dimension image processing system of this invention is explained concretely, referring to a drawing. Drawing 1 - drawing 5 are the sectional views showing each process of the manufacture approach of the three-dimension image processing system of this invention.

[0022] First, as shown in drawing 1, the transparence substrate 10 made from quartz glass with which many micro lenses 12 were formed in the shape of two-dimension is pasted up on the photo-electric-conversion substrate 20 through the adhesives 14 which consist of polymeric materials, such as an epoxy resin and polyimide resin, so that the principal plane of the photo-electric-conversion substrate 20 and the rear face of the transparence substrate 10 may counter.

[0023] The photo-electric-conversion substrate 20 used above forms a photodiode and an MOS transistor on n mold silicon crystal substrate 16 with which the insulating layer 36 which consists of NI silicon oxide was inserted in the interior. A photodiode forms p mold impurity layer 18 on n mold silicon crystal substrate 16 of the photo-electric-conversion substrate 20, and is formed by forming n mold impurity layer 22 in the field corresponding to the focal location of the micro lens 12 of p mold impurity layer 18 surface. Moreover, the MOS transistor is formed by forming n mold impurity layer 22 used as the source and a drain in parts other than the image pick-up field of p mold impurity layer 18 surface, and forming the gate electrode 26 which consists of polish recon mutually insulated by insulator layer 24A on p mold impurity layer 18 between this n mold impurity layer 22. In addition, the adjoining MOS transistor is separated by the component demarcation membrane 30 which consists of NI silicon oxide.

[0024] Moreover, the trench (deep groove) which penetrates the component demarcation membrane 30 and arrives at the rear face of the photo-electric-conversion substrate 20 is prepared in the photo-electric-conversion substrate 20. In addition, such a trench can be formed by inductive-coupling mold plasma etching etc. An insulator layer 32 is formed in the internal surface of this trench, in the trench, it fills up with an electrical conducting material, and embeds, and wiring 34 is formed. As an electrical conducting material which forms the embedding wiring 34, metals of low resistance, such as low resistance polycrystalline silicon which doped the impurity, for example, and a tungsten, are used.

[0025] It connects with the source electrode 28 which consists of aluminum, and gets down, and n mold impurity layer 22 used as the source of an MOS transistor is connected to the drain electrode 29 with which n mold impurity layer 22 used as a drain was insulated with the source electrode 28 by insulator layer 24B and which consists of aluminum, for example. This drain electrode 29 is embedded, and is connected to wiring 34, and the charge accumulated in the photodiode which consists of an n-type channel 22 and a p mold impurity layer 18 is transmitted to the amplifier later mentioned through this embedding wiring 34 by impressing a predetermined electrical potential difference to the gate electrode 26.

[0026] Next, as shown in drawing 2, the photo-electric-conversion substrate 20 adhered to the transparence substrate 10 is ground from a rear-face side by chemical mechanical polishing, and is thin-film-ized. In the NI silicon oxide which constitutes the insulating layer 36 inserted in n mold silicon crystal substrate 16, since polish resistance is larger than silicon, polish stops before an insulating layer 36, and the embedding wiring 34 is exposed from an insulating layer 36. Although the transparence substrate 10 plays the role of a support substrate at this time, since the transparence substrate made from quartz glass which unified and formed the micro lens 12 from the beginning is used, it is not necessary to remove later.

[0027] The image-sensors section equipped with the transparence substrate 10 equipped with the lens which condenses light according to the above process, and the photo-electric-conversion substrate 20 is completed.

[0028] Next, as shown in drawing 3, the magnification conversion substrate 40 which changes

into a digital signal the analog signal amplified while amplifying the signal from the photo-electric-conversion substrate 20 is pasted up on the rear face of the photo-electric-conversion substrate 20. This magnification conversion substrate 40 forms gate 44A insulated by insulator layer 42A, source 46A, and two or more MOSFET50A (two MOSFETs are illustrated with the gestalt of this operation) which consists of drain 48A on silicon substrate 38A by which insulating-layer 36A which consists of NI silicon oxide was inserted in the interior. MOSFET50A which these-adjoints is separated by component demarcation membrane 52A which consists of NI silicon oxide.

[0029] Moreover, the trench which penetrates this component demarcation membrane 52A, and reaches a circuit side from the rear-face side front face of the magnification conversion substrate 40 is prepared in the magnification conversion substrate 40. Insulator layer 54A is formed in the internal surface of this trench, in the trench, it fills up with an electrical conducting material, and embeds, and wiring 56A is formed. As an electrical conducting material which forms embedding wiring 56A, metals of low resistance, such as low resistance polycrystalline silicon which doped the impurity, for example, and a tungsten, are used. Direct continuation of the aluminum wiring 58A is carried out to the edge by the side of the circuit side of this embedding wiring 56A. The integrated circuit which contains an amplifier (amplifier) and an analog-to-digital converter (ADC) by this is constituted. The formed integrated circuit is covered with insulator layer 60A which consists of NI silicon oxide, and flattening of the front face by the side of the integrated circuit of the magnification conversion substrate 40 is carried out. Moreover, aluminum wiring 58A is pulled out from opening prepared in this insulator layer 60A, and it is exposed to the front face of insulator layer 60A.

[0030] The micro bump 62 is formed in the front face by the side of the rear face of the above-mentioned photo-electric-conversion substrate 20 so that the edge of the embedding wiring 34 exposed from the front face of an insulating layer 36 may be contacted. On the other hand, the micro bump 64 is formed also in the front face of insulator layer 60A or front face by the side of the integrated circuit of the magnification conversion substrate 40 so that the edge of exposed aluminum wiring 58A may be contacted. A micro bump can form by the lift off which used the resist mask, and can use the alloy or indium of gold and an indium as a micro bump's ingredient.

[0031] Temporary adhesion of the photo-electric-conversion substrate 20 is piled up and carried out on the magnification conversion substrate 40 so that the micro bump 62 prepared in the front face by the side of the rear face of the photo-electric-conversion substrate 20 and the micro bump 64 prepared in the front face by the side of the integrated-circuit side of the magnification conversion substrate 40 may be connected electrically. In addition, the alignment equipment using the infrared radiation which penetrates a silicon wafer can perform alignment of the photo-electric-conversion substrate 20 and the magnification conversion substrate 40.

[0032] The photo-electric-conversion substrate 20 which carried out temporary adhesion, and the magnification conversion substrate 40 are put into the chamber in which pressurization is possible with the container holding a liquefied epoxy resin, the photo-electric-conversion substrate 20 and the magnification conversion substrate 40 which made the inside of a chamber the vacuum and carried out temporary adhesion are dipped into a liquefied epoxy resin, it returns to ordinary pressure, and an epoxy resin 66 is poured into the clearance between substrates. A substrate is pulled up after that, an epoxy resin 66 is stiffened, and adhesion with the magnification conversion substrate 40 and the photo-electric-conversion substrate 20 is completed.

[0033] Next, as shown in drawing 4, from a rear-face side, the magnification conversion substrate 40 is ground in uniform thickness by chemical mechanical polishing, and is thin-film-ized. Since polish resistance is larger than silicon, as for the NI silicon oxide which constitutes insulating-layer 36A, embedding wiring 56A in which polish stops before insulating-layer 36A, and is formed to the location deeper than insulating-layer 36A is exposed from insulating-layer 36A.

[0034] Next, as shown in drawing 5, the data storage substrate 70 equipped with the data storage (register array) which memorizes data temporarily is pasted up on the rear face of the magnification conversion substrate 40 adhered to the photo-electric-conversion substrate 20. The data storage substrate 70 used here on silicon substrate 38B by which insulating-layer 36B



which consists of NI silicon oxide was inserted in the interior like the magnification conversion substrate 40. Gate 44B insulated by insulator layer 42B, source 46B, and two or more MOSFET50B (two MOSFETs are illustrated with the gestalt of this operation) which consists of drain 48B are formed. Adjoining MOSFET50B is separated by component demarcation membrane 52B which consists of NI silicon oxide.

[0035] Moreover, the trench which penetrates this component demarcation membrane 52B, and reaches a circuit side from the rear-face side front face of the data storage substrate 70 is prepared in the data storage substrate 70. Insulator layer 54B is formed in the internal surface of this trench, in the trench, it fills up with an electrical conducting material, and embeds, and wiring 56B is formed. As an electrical conducting material which forms embedding wiring 56B, metals of low resistance, such as low resistance polycrystalline silicon which doped the impurity, for example, and a tungsten, are used. Direct continuation of the aluminum wiring 58B is carried out to the edge by the side of the circuit side of embedding wiring 56B. The integrated circuit which contains data storage by this is constituted. The formed integrated circuit is covered with insulator layer 60B which consists of NI silicon oxide, and flattening of the front face by the side of the integrated circuit of the data storage substrate 70 is carried out. Aluminum wiring 58B is pulled out from opening prepared in this insulator layer 60B, and it is exposed to the front face of insulator layer 60B.

[0036] The micro bump 71 is formed in the front face by the side of the rear face of the above-mentioned magnification conversion substrate 40 so that the edge of embedding wiring 56A exposed from the front face of insulating-layer 36A may be contacted. On the other hand, the micro bump 72 is formed also in the front face of insulator layer 60B or front face by the side of the integrated circuit of the data storage substrate 70 so that the edge of exposed aluminum wiring 58B may be contacted. With and the micro bump 71 prepared in the front face by the side of the rear face of the magnification conversion substrate 40 Temporary adhesion of the magnification conversion substrate 40 is piled up and carried out on the data storage substrate 70 so that the micro bump 72 prepared in the front face by the side of the integrated circuit of the data storage substrate 70 may be connected electrically. The magnification conversion substrate 40 and the data storage substrate 70 are pasted up with an epoxy resin 74 like the case where the photo-electric-conversion substrate 20 and the magnification conversion substrate 40 are pasted up.

[0037] Next, as shown in drawing 6, the data-processing substrate 80, the output circuit substrate 90, and the output terminal section 100 are formed in the rear face of the data storage substrate 70 in order. The data storage substrate 70 adhered to the magnification conversion substrate 40 is ground from a rear-face side like the formation process of the above-mentioned magnification conversion substrate 40 or the data storage substrate 70, and the data-processing substrate 80 with which the embedding wiring 82 was formed in preparation for the rear face of the data storage substrate 70 in the data processor (processor array) is pasted up so that the integrated circuit in which it was prepared by both substrates may embed and wiring 82 may connect electrically. Furthermore, after grinding this data-processing substrate 80 from a rear-face side, the output circuit substrate 90 with which it embedded at the rear face of the data-processing substrate 80, and wiring 92 was formed is pasted up so that the integrated circuit in which it was prepared by both substrates may embed and wiring 92 may connect electrically. And the micro bump 93 is formed so that the edge of the embedding wiring 92 which ground the output circuit substrate 90 from the rear-face side, embedded from the insulator layer of output circuit substrate 90 rear face, was made to expose the edge of wiring 92, and was exposed may be contacted.

[0038] And finally the output terminal section 100 is formed in the rear face of the output circuit substrate 90. The embedding wiring 104 which the output terminal section 100 penetrated this silicon substrate 102 to the silicon substrate 102, and was exposed to substrate both-sides side is formed. As an electrical conducting material which forms the embedding wiring 104, metals of low resistance, such as copper, a tungsten, and gold, are used, for example. The micro bump 94 is formed in the front face of the input side of this output terminal section 100 so that one edge of the embedding wiring 104 exposed from the front face of the insulating layer of the output

terminal section 100 may be contacted. And the micro bump 93 prepared in the front face by the side of the rear face of the output circuit substrate 90 and the micro bump 94 prepared in the front face of the input side of the output terminal section 100 contact, and both substrates are pasted up so that the integrated circuit prepared in the output circuit substrate 90 may be electrically connected to the output terminal of the output terminal section 100. And the micro bump 106 is formed in the front face of the output side of the above-mentioned output terminal section 100 so that the other-end section of the embedding wiring 104 may be contacted. The micro bump 106 can form from gold, or indiums or those alloys. Moreover, it is good also as a solder bump.

[0039] The three-dimension image processing system shown in drawing 6 which unified the image-sensors section which consists of the transparence substrate 10 and the photo-electric-conversion substrate 20 which were equipped with the lens which condenses light according to the above process, and the processing section (the magnification conversion substrate 40, the data storage substrate 70, the data-processing substrate 80, and output circuit substrate 90) for processing the signal from the image-sensors section can be obtained.

[0040] With the gestalt of this operation, since many micro lenses paste up a photo-electric-conversion substrate on the transparence substrate made from quartz glass formed in the shape of two-dimensional directly, it is not necessary to prepare a support substrate separately, and the attachment-and-detachment process of a support substrate becomes unnecessary. A production process can be simplified sharply by this and a three-dimension image processing system can be manufactured according to a simple and easy process. Moreover, since embedding wiring of each integrated-circuit substrate is formed before lamination, embedding wiring surrounded by the reliable insulator layer can be formed.

[0041] Although the insulating layer which becomes each semi-conductor substrate for forming an integrated circuit from NI silicon oxide used the silicon substrate formed in the interior with the gestalt of the above-mentioned implementation, the silicon substrate which does not contain the insulating layer which consists of NI silicon oxide may be used.

[0042] Although the gestalt of the above-mentioned implementation explained the example which connects electrically the substrate which a micro bump is formed in the both ends of embedding wiring, and micro bumps are contacted, and adjoins, you may make it connect electrically the substrate which forms a micro bump only in one edge of embedding wiring, and adjoins it.

[0043] In the image-sensors section which consists of a transparence substrate and a photo-electric-conversion substrate equipped with the condenser lens with the gestalt of the above-mentioned implementation Although the example which forms each processing section of the magnification conversion substrate for processing the signal from the image-sensors section, a data storage substrate, a data-processing substrate, and an output circuit substrate by repeating polish and lamination was explained After grinding and embedding the photo-electric-conversion substrate which constitutes the image-sensors section from a rear-face side and exposing wiring, a photo-electric-conversion substrate is also electrically connectable with a magnification conversion substrate with wiring.

[0044] Moreover, after grinding and embedding a magnification conversion substrate from a rear-face side and exposing wiring, a magnification conversion substrate is also electrically connectable [ a magnification conversion substrate is formed in the image-sensors section by polish and lamination like the gestalt of the above-mentioned implementation, and ] with a data storage substrate with wiring. Moreover, after grinding and embedding a data storage substrate from a rear-face side and exposing wiring, a data storage substrate is also electrically connectable [ a magnification conversion substrate and a data storage substrate are formed in the image-sensors section by polish and lamination like the gestalt of the above-mentioned implementation, and ] with a data-processing substrate with wiring. Moreover, after grinding and embedding a data-processing substrate from a rear-face side and exposing wiring, a data-processing substrate is also electrically connectable [ a magnification conversion substrate, a data storage substrate, and a data-processing substrate are formed in the image-sensors section by polish and lamination like the gestalt of the above-mentioned implementation, and ] with an output circuit substrate with wiring.

[0045] In addition, a wafer scale or a chip scale is sufficient as the silicon substrate used in the gestalt of the above-mentioned implementation.

[0046]

[Effect of the Invention] The manufacture approach of the three-dimension image processing system of this invention does so the effectiveness that the attachment-and-detachment process of a support substrate can be unnecessary, can simplify a production process sharply, and can manufacture a three-dimension image processing system according to a simple and easy process. Moreover, the manufacture approach of the three-dimension image processing system of this invention does so the effectiveness surrounded by the reliable insulator layer that it can embed and wiring can be formed.

---

[Translation done.]

\* NOTICES \*

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

DESCRIPTION OF DRAWINGS

---

[Brief Description of the Drawings]

[Drawing 1] It is the outline sectional view showing the production process of the three-dimension image formation equipment of the gestalt of this operation.

[Drawing 2] It is the outline sectional view showing the production process of the three-dimension image formation equipment of the gestalt of this operation.

[Drawing 3] It is the outline sectional view showing the production process of the three-dimension image formation equipment of the gestalt of this operation.

[Drawing 4] It is the outline sectional view showing the production process of the three-dimension image formation equipment of the gestalt of this operation.

[Drawing 5] It is the outline sectional view showing the production process of the three-dimension image formation equipment of the gestalt of this operation.

[Drawing 6] It is the outline sectional view showing the structure of the three-dimension image formation equipment of the gestalt of this operation.

[Description of Notations]

10 Transparence Substrate

12 Micro Lens

16 N Mold Silicon Crystal Substrate

18 P Mold Impurity Layer

20 Photo-Electric-Conversion Substrate

22 N Mold Impurity Layer

26 Gate Electrode

28 Electrode

34 Embedding Wiring

40 Magnification Conversion Substrate

70 Data Storage Substrate

80 Data-Processing Substrate

90 Output Circuit Substrate

100 Output Terminal Section

---

[Translation done.]

## \* NOTICES \*

JPO and NCIP are not responsible for any damages caused by the use of this translation.


1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\*\* shows the word which can not be translated.


3.In the drawings, any words are not translated.

## DRAWINGS


[Drawing 1]




[Drawing 2]




[Drawing 3]




[Drawing 4]



[Drawing 5]



[Drawing 6]



[Translation done.]

---

(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11) 特許出願公開番号

特開2001-339057

(P2001-339057A)

(43) 公開日 平成13年12月7日 (2001. 12. 7)

| (51) Int.Cl. <sup>7</sup> | 識別記号  | F I           | テマコード <sup>*</sup> (参考) |
|---------------------------|-------|---------------|-------------------------|
| H 0 1 L 27/146            |       | G 0 6 T 1/00  | 4 2 0 A 4 M 1 1 8       |
| G 0 6 T 1/00              | 4 2 0 | H 0 1 L 27/00 | 3 0 1 B 5 B 0 4 7       |
| H 0 1 L 21/3205           |       | H 0 4 N 5/335 | U 5 C 0 2 4             |
| 21/768                    |       | H 0 1 L 27/14 | F 5 F 0 3 3             |
| 27/00                     | 3 0 1 | 21/88         | J 5 F 0 4 8             |

審査請求 未請求 請求項の数 5 O L (全 9 頁) 最終頁に続く

(21) 出願番号 特願2000-160330 (P2000-160330)

(22) 出願日 平成12年5月30日 (2000. 5. 30)

(71) 出願人 591272974

小柳 光正

宮城県名取市ゆりが丘1-22-5

(71) 出願人 000005496

富士ゼロックス株式会社

東京都港区赤坂二丁目17番22号

(72) 発明者 小柳 光正

宮城県名取市ゆりが丘1-22-5

(72) 発明者 岡野 泰典

神奈川県足柄上郡中井町境430 グリーン

テクなかい 富士ゼロックス株式会社内

(74) 代理人 100079049

弁理士 中島 淳 (外3名)


最終頁に続く

(54) 【発明の名称】 3次元画像処理装置の製造方法

(57) 【要約】

【課題】 支持基板の着脱工程が不要で製造工程を大幅に簡略化することができ、簡素かつ容易な工程により3次元画像処理装置を製造することができる3次元画像処理装置の製造方法を提供する。また、信頼性の高い絶縁膜で囲まれた埋め込み配線を形成することができる3次元画像処理装置の製造方法を提供する。

【解決手段】 内部に二酸化ケイ素からなる絶縁層36が挿入されたn型シリコン結晶基板16上に、フォトダイオードとMOSトランジスタとが形成された光電変換基板20に、多数のマイクロレンズ12が2次元状に形成された石英ガラス製の透明基板10を、光電変換基板20の主面と透明基板10の裏面とが対向するように、エポキシ樹脂やポリイミド樹脂等の高分子材料からなる接着剤14を介して接着する。





## 【特許請求の範囲】

【請求項 1】光を集光するレンズを備えた透明基板と、主面に光電変換素子が形成されると共に該光電変換素子に電気的に接続された埋め込み配線が形成された光電変換基板とを、透明基板の裏面と光電変換基板の主面とが対向するように接着して、3次元画像処理装置を製造する3次元画像処理装置の製造方法。

【請求項 2】前記光電変換基板の裏面側を研磨して前記埋め込み配線を露出させ、

該光電変換基板の裏面に、主面に増幅器及びアナログ／デジタル変換器が形成されると共に該増幅器及びアナログ／デジタル変換器に電気的に接続された埋め込み配線が形成された増幅変換基板を、該増幅器及びアナログ／デジタル変換器が前記埋め込み配線の露出部に電気的に接続されるように接着して、3次元画像処理装置を製造する請求項 1 に記載の 3 次元画像処理装置の製造方法。

【請求項 3】前記増幅変換基板の裏面側を研磨して前記埋め込み配線を露出させ、

該増幅変換基板の裏面に、主面にデータ記憶装置が形成されると共に該データ記憶装置に電気的に接続された埋め込み配線が形成されたデータ記憶基板を、該データ記憶装置が前記埋め込み配線の露出部に電気的に接続されるように接着して、3次元画像処理装置を製造する請求項 2 に記載の 3 次元画像処理装置の製造方法。

【請求項 4】前記データ記憶基板の裏面側を研磨して前記埋め込み配線を露出させ、

該データ記憶基板の裏面に、主面にデータ処理装置が形成されると共に該データ処理装置に電気的に接続された埋め込み配線が形成されたデータ処理基板を、該データ処理装置が前記埋め込み配線の露出部に電気的に接続されるように接着して、3次元画像処理装置を製造する請求項 3 に記載の 3 次元画像処理装置の製造方法。

【請求項 5】前記データ処理基板の裏面側を研磨して前記埋め込み配線を露出させ、

該データ処理基板の裏面に、主面に出力回路が形成されると共に該出力回路に電気的に接続された埋め込み配線が形成された出力回路基板を、該出力回路が前記埋め込み配線の露出部に電気的に接続されるように接着して、3次元画像処理装置を製造する請求項 4 に記載の 3 次元画像処理装置の製造方法。

## 【発明の詳細な説明】

## 【0001】

【発明の属する技術分野】本発明は、3次元画像処理装置の製造方法に関する。

## 【0002】

【従来の技術】近年、半導体集積回路装置の高集積化・高密度化等の目的から、複数の回路機能ブロックを立体的に集積した3次元半導体集積回路装置の開発が進められている。特に、イメージセンサとその信号を処理するための信号処理回路を一体化した3次元画像処理装置

(インテリジェントイメージプロセッサ)は、光センサから得られる画像データを並列に高速処理し、高画質画像をリアルタイムで得ることが可能になることから、多くの期待が寄せられている。

【0003】これら3次元半導体集積回路装置は、当初はレーザ再結晶化等によるSOI (Silicon On Insulator) 技術を利用してSOI 基板形成とSOI 基板への半導体装置の形成を繰り返すモノリシック法によりその製造が検討されてきたが、SOI を多層に積層するには、結晶性の確保が難しい、製造時間が長い等の問題があった。

【0004】このため、半導体装置または半導体集積回路装置が予め作製された単結晶半導体基板同士を貼り合わせる貼り合わせ技術による3次元半導体集積回路装置の製造方法が種々検討されている。

【0005】月刊セミコンダクターワールド(林善宏等、1990年9月号p58～64)には、貼り合わせ技術の一種として、研磨により薄膜化した半導体基板を貼り合わせるCUBIC技術が提案されている。CUBIC技術では、まずシリコン基板上に半導体素子が形成された第1の半導体基板を支持基板に接着した後、余分なシリコン基板をポリッシングして薄膜化する。次に、埋め込み配線、裏面配線、バンプ／プールからなるコンタクト部材等のデバイスの縦方向の接続に必要な配線を形成し、第1の半導体基板とシリコン基板上に半導体素子の形成された第2の半導体基板とを貼り合わせる。そして最後に支持基板を取り外して多層構造の半導体装置が完成する。

【0006】また、特開平6-260594号公報には、貼り合わせ技術による3次元半導体集積回路装置の製造方法が開示されている。この方法は、シリコン基板上に半導体素子が形成された第1の半導体基板を支持基板に接着した後、余分なシリコン基板をポリッシングして薄膜化する点はCUBIC技術と共通しているが、第1の半導体基板に予め埋め込み配線を形成するための深溝が設けられている点、及び第1の半導体基板とシリコン基板上に半導体素子の形成された第2の半導体基板とを貼り合わせ、貼り合わせ後に支持基板を取り除き埋め込み配線を形成する点で、CUBIC技術とは異なっている。

## 【0007】

【発明が解決しようとする課題】しかしながら、いずれの製造方法も、第1の半導体基板を支持基板に貼り合わせ、研磨した後に支持基板から第1の半導体基板を剥離する工程を含んでおり、製造工程が煩雑であるという問題があった。特に、3次元画像処理装置を製造する場合には、支持基板を取り除いた後にその表面にイメージセンサを構成するマイクロレンズを備えた透明基板を設ける必要があるため、なおさら製造工程が煩雑になる。

【0008】また、CUBIC技術では、余分なシリコ

ン基板をポリッシングして薄膜化した後に支持基板を取り除くため、支持基板を取り除く際に半導体基板上に形成された集積回路が破損するという問題があった。

【0009】また、特開平6-260594号公報に記載された方法では、埋め込み配線を形成するための深溝が予め設けられた第1の半導体基板を支持基板に接着するため、深溝に入り込んだ接着剤の除去が困難であるという問題や、第1の半導体基板と第2の半導体基板とを接着した後に深溝の側壁を酸化して絶縁膜を形成するため、接着剤の耐熱温度以上に酸化温度を上げることができず、信頼性のある絶縁膜を形成することができないという問題があった。

【0010】本発明は上記従来技術の問題点に鑑みなされたものであり、本発明の目的は、支持基板の着脱工程が不要で製造工程を大幅に簡略化することができ、簡素かつ容易な工程により3次元画像処理装置を製造することができる3次元画像処理装置の製造方法を提供することにある。また、本発明の他の目的は、信頼性の高い絶縁膜で囲まれた埋め込み配線を形成することができる3次元画像処理装置の製造方法を提供することにある。

#### 【0011】

【課題を解決するための手段】上記目的を達成するために、請求項1に記載の3次元画像処理装置の製造方法は、光を集光するレンズを備えた透明基板と、主面に光電変換素子が形成されると共に該光電変換素子に電気的に接続された埋め込み配線が形成された光電変換基板とを、透明基板の裏面と光電変換基板の主面とが対向するように接着して、3次元画像処理装置を製造することを特徴とする。

【0012】請求項1の発明では、支持基板等を用いることなく、光を集光するレンズを備えた透明基板と、主面に光電変換素子が形成されると共に該光電変換素子に電気的に接続された埋め込み配線が形成された光電変換基板とを、透明基板の裏面と光電変換基板の主面とが対向するように接着するため、透明基板をそのままイメージセンサの透明基板として使用することができ、支持基板への接着工程、支持基板からの除去工程、及び透明基板の形成工程が不要であり、3次元画像処理装置の製造工程を大幅に簡略化することができる。また、光電変換基板に埋め込み配線を形成した後に透明基板と貼り合わせるため、信頼性の高い絶縁膜で囲まれた埋め込み配線を形成することができる。

【0013】請求項2に記載の3次元画像処理装置の製造方法は、請求項1の発明において、前記光電変換基板の裏面側を研磨して前記埋め込み配線を露出させ、該光電変換基板の裏面に、主面に増幅器及びアナログ／デジタル変換器が形成されると共に該増幅器及びアナログ／デジタル変換器に電気的に接続された埋め込み配線が形成された増幅変換基板を、該増幅器及びアナログ／デジタル変換器が前記埋め込み配線の露出部に電気的に接続

されるように接着して、3次元画像処理装置を製造することを特徴とする。

【0014】請求項2の発明によれば、透明基板及び光電変換基板からなるイメージセンサ部に、研磨及び接着という簡素かつ容易な工程により、増幅器及びアナログ／デジタル変換器に電気的に接続された埋め込み配線が形成された増幅変換基板を積層した3次元画像処理装置を製造することができる。

10 【0015】請求項3に記載の3次元画像処理装置の製造方法は、請求項2の発明において、前記増幅変換基板の裏面側を研磨して前記埋め込み配線を露出させ、該増幅変換基板の裏面に、主面にデータ記憶装置が形成されると共に該データ記憶装置に電気的に接続された埋め込み配線が形成されたデータ記憶基板を、該データ記憶装置が前記埋め込み配線の露出部に電気的に接続されるように接着して、3次元画像処理装置を製造することを特徴とする。

20 【0016】請求項3の発明によれば、透明基板及び光電変換基板からなるイメージセンサ部に研磨と接着とにより増幅変換基板が形成された積層体に、研磨及び接着という簡素かつ容易な工程により、主面に記憶装置が形成されると共にデータ記憶装置に電気的に接続された埋め込み配線が形成されたデータ記憶基板を積層した3次元画像処理装置を製造することができる。

30 【0017】請求項4に記載の3次元画像処理装置の製造方法は、請求項2の発明において、前記データ記憶基板の裏面側を研磨して前記埋め込み配線を露出させ、該データ記憶基板の裏面に、主面にデータ処理装置が形成されると共に該データ処理装置に電気的に接続された埋め込み配線が形成されたデータ処理基板を、該データ処理装置が前記埋め込み配線の露出部に電気的に接続されるように接着して、3次元画像処理装置を製造することを特徴とする。

40 【0018】請求項4の発明によれば、透明基板及び光電変換基板からなるイメージセンサ部に研磨と接着とにより増幅変換基板及びデータ記憶基板が形成された積層体に、研磨及び接着という簡素かつ容易な工程により、主面にデータ処理装置が形成されると共に該データ処理装置に電気的に接続された埋め込み配線が形成されたデータ処理基板を積層した3次元画像処理装置を製造することができる。

50 【0019】請求項5に記載の3次元画像処理装置の製造方法は、請求項4の発明において、前記データ処理基板の裏面側を研磨して前記埋め込み配線を露出させ、該データ処理基板の裏面に、主面に出力回路が形成されると共に該出力回路に電気的に接続された埋め込み配線が形成された出力回路基板を、該出力回路が前記埋め込み配線の露出部に電気的に接続されるように接着して、3次元画像処理装置を製造することを特徴とする。

【0020】請求項5の発明によれば、透明基板及び光

電変換基板からなるイメージセンサ部に研磨と接着とにより増幅変換基板、データ記憶基板、及びデータ処理装置が形成された積層体に、研磨及び接着という簡素かつ容易な工程により、主面に出力回路が形成されると共に該出力回路に電気的に接続された埋め込み配線が形成された出力回路基板を積層した3次元画像処理装置を製造することができる。

#### 【0021】

【発明の実施の形態】以下、本発明の3次元画像処理装置の製造方法を、図面を参照しつつ具体的に説明する。図1～図5は、本発明の3次元画像処理装置の製造方法の各工程を示す断面図である。

【0022】まず、図1に示すように、光電変換基板20に、多数のマイクロレンズ12が2次元状に形成された石英ガラス製の透明基板10を、光電変換基板20の主面と透明基板10の裏面とが対向するように、エポキシ樹脂やポリイミド樹脂等の高分子材料からなる接着剤14を介して接着する。

【0023】上記で用いる光電変換基板20は、内部に二酸化ケイ素からなる絶縁層36が挿入されたn型シリコン結晶基板16上に、フォトダイオードとMOSトランジスタとを形成したものである。フォトダイオードは、光電変換基板20のn型シリコン結晶基板16上にp型不純物層18を形成し、p型不純物層18表層のマイクロレンズ12の焦点位置に対応する領域にn型不純物層22を設けることにより形成されている。また、MOSトランジスタは、p型不純物層18表層の撮像領域以外の部分にソース及びドレインとなるn型不純物層22を設け、このn型不純物層22間のp型不純物層18上に絶縁膜24Aにより相互に絶縁されたポリシリコンからなるゲート電極26を設けることにより形成されている。なお、隣接するMOSトランジスタは二酸化ケイ素からなる素子分離膜30で分離されている。

【0024】また、光電変換基板20には、素子分離膜30を貫通し光電変換基板20の裏面に達するトレンチ(深溝)が設けられている。なお、このようなトレンチは誘導結合型プラズマエッチング等により形成することができる。このトレンチの内表面に絶縁膜32が形成され、トレンチ内に導電材料が充填されて埋め込み配線34が形成されている。埋め込み配線34を形成する導電材料としては、例えば不純物をドーブした低抵抗多結晶シリコンやタングステン等の低抵抗の金属が使用される。

【0025】MOSトランジスタのソースとなるn型不純物層22は、例えばアルミニウムからなるソース電極28に接続されおり、ドレインとなるn型不純物層22は、絶縁膜24Bによりソース電極28と絶縁された例えばアルミニウムからなるドレイン電極29に接続されている。このドレイン電極29は埋め込み配線34に接続されており、ゲート電極26に所定電圧を印加するこ

とによりn型チャネル22及びp型不純物層18からなるフォトダイオードに蓄積された電荷はこの埋め込み配線34を介して後述する増幅器へと転送される。

【0026】次に、図2に示すように、透明基板10に接着された光電変換基板20を、化学的機械研磨により裏面側から研磨して薄膜化する。n型シリコン結晶基板16に挿入された絶縁層36を構成する二酸化ケイ素はシリコンよりも研磨耐性が大きいので、研磨は絶縁層36の手前で止まり、埋め込み配線34が絶縁層36から露出される。このとき透明基板10が支持基板の役割を果たすが、当初からマイクロレンズ12を一体化して形成した石英ガラス製の透明基板を用いているので後で取り外す必要はない。

【0027】以上の工程により、光を集光するレンズを備えた透明基板10、及び光電変換基板20を備えたイメージセンサ部が完成する。

【0028】次に、図3に示すように、光電変換基板20の裏面に、光電変換基板20からの信号を増幅すると共に増幅されたアナログ信号をデジタル信号に変換する増幅変換基板40を接着する。この増幅変換基板40は、内部に二酸化ケイ素からなる絶縁層36Aが挿入されたシリコン基板38A上に、絶縁膜42Aにより絶縁されたゲート44A、ソース46A、及びドレイン48Aからなる複数のMOSFET50A(本実施の形態では2つのMOSFETを図示する)を形成したものである。これら隣接するMOSFET50Aは、二酸化ケイ素からなる素子分離膜52Aにより分離されている。

【0029】また、増幅変換基板40には、この素子分離膜52Aを貫通し増幅変換基板40の裏面側表面から回路面に達するトレンチが設けられている。このトレンチの内表面に絶縁膜54Aが形成され、トレンチ内に導電材料が充填されて埋め込み配線56Aが形成されている。埋め込み配線56Aを形成する導電材料としては、例えば不純物をドーブした低抵抗多結晶シリコンやタングステン等の低抵抗の金属が使用される。この埋め込み配線56Aの回路面側の端部にはアルミニウム配線58Aが直接接続されている。これにより増幅器(アンプ)及びアナログ/デジタル変換器(ADC)を含む集積回路が構成されている。形成された集積回路は二酸化ケイ素からなる絶縁膜60Aにより被覆され、増幅変換基板40の集積回路側の表面が平坦化されている。また、この絶縁膜60Aに設けられた開口からアルミニウム配線58Aが引き出され、絶縁膜60Aの表面に露出されている。

【0030】上記光電変換基板20の裏面側の表面に、絶縁層36の表面から露出した埋め込み配線34の端部に接触するようにマイクロバンプ62を形成する。一方、増幅変換基板40の集積回路側の表面にも、絶縁膜60Aの表面に露出したアルミニウム配線58Aの端部に接触するようにマイクロバンプ64を形成する。マイ

クロバンプは、レジストマスクを用いたリフトオフ等により形成することができ、マイクロバンプの材料としては例えば金とインジウムとの合金またはインジウムを用いることができる。

【0031】光電変換基板20の裏面側の表面に設けられたマイクロバンプ62と、増幅変換基板40の集積回路側の表面に設けられたマイクロバンプ64とが電気的に接続されるように、増幅変換基板40上に光電変換基板20を重ね合わせて仮接着する。なお、光電変換基板20と増幅変換基板40との位置合わせは、例えばシリコンウエハを透過する赤外線を用いた位置合わせ装置により行うことができる。

【0032】仮接着した光電変換基板20と増幅変換基板40とを、液状のエポキシ樹脂を保持した容器と共に気圧調整が可能なチャンパーに入れてチャンパー内を真空にし、仮接着した光電変換基板20と増幅変換基板40とを液状のエポキシ樹脂にディップして常圧に戻し基板間の隙間にエポキシ樹脂66を注入する。その後基板を引き上げエポキシ樹脂66を硬化させて、増幅変換基板40と光電変換基板20との接着が完了する。

【0033】次に、図4に示すように、増幅変換基板40を裏面側から化学的機械研磨により均一な厚さに研磨して薄膜化する。絶縁層36Aを構成する二酸化ケイ素はシリコンよりも研磨耐性が高いため、研磨は絶縁層36Aの手前で止まり、絶縁層36Aよりも深い位置まで形成されている埋め込み配線56Aが絶縁層36Aから露出される。

【0034】次に、図5に示すように、光電変換基板20に接着された増幅変換基板40の裏面に、一時的にデータを記憶するデータ記憶装置（レジスタアレイ）を備えたデータ記憶基板70を接着する。ここで用いるデータ記憶基板70は、増幅変換基板40と同様に、内部に二酸化ケイ素からなる絶縁層36Bが挿入されたシリコン基板38B上に、絶縁膜42Bにより絶縁されたゲート44B、ソース46B、及びドレイン48Bからなる複数のMOSFET50B（本実施の形態では2つのMOSFETを図示する）を形成したものであり、隣接するMOSFET50Bは、二酸化ケイ素からなる素子分離膜52Bにより分離されている。

【0035】また、データ記憶基板70には、この素子分離膜52Bを貫通しデータ記憶基板70の裏面側表面から回路面に達するトレンチが設けられている。このトレンチの内表面に絶縁膜54Bが形成され、トレンチ内に導電材料が充填されて埋め込み配線56Bが形成されている。埋め込み配線56Bを形成する導電材料としては、例えば不純物をドーパした低抵抗多結晶シリコンやタングステン等の低抵抗の金属が使用される。埋め込み配線56Bの回路面側の端部にはアルミニウム配線58Bが直接接続されている。これによりデータ記憶装置を含む集積回路が構成されている。形成された集積回路

は、二酸化ケイ素からなる絶縁膜60Bにより被覆され、データ記憶基板70の集積回路側の表面が平坦化されている。この絶縁膜60Bに設けられた開口からアルミニウム配線58Bが引き出されて、絶縁膜60Bの表面に露出されている。

【0036】上記増幅変換基板40の裏面側の表面に、絶縁層36Aの表面から露出した埋め込み配線56Aの端部に接触するようにマイクロバンプ71を形成する。一方、データ記憶基板70の集積回路側の表面にも、絶縁膜60Bの表面に露出したアルミニウム配線58Bの端部に接触するようにマイクロバンプ72を形成する。そして増幅変換基板40の裏面側の表面に設けられたマイクロバンプ71と、データ記憶基板70の集積回路側の表面に設けられたマイクロバンプ72とが電気的に接続されるようにデータ記憶基板70上に増幅変換基板40を重ね合わせて仮接着し、光電変換基板20及び増幅変換基板40を接着する場合と同様にして、増幅変換基板40とデータ記憶基板70とをエポキシ樹脂74により接着する。

【0037】次に、図6に示すように、データ記憶基板70の裏面に、データ処理基板80、出力回路基板90、及び出力端子部100を順に形成する。上記増幅変換基板40やデータ記憶基板70の形成工程と同様にして、増幅変換基板40に接着されたデータ記憶基板70を裏面側から研磨し、データ記憶基板70の裏面に、データ処理装置（プロセッサアレイ）を備え埋め込み配線82の形成されたデータ処理基板80を、両基板に設けられた集積回路が埋め込み配線82により電気的に接続されるように接着する。さらに、このデータ処理基板80を裏面側から研磨した後に、データ処理基板80の裏面に埋め込み配線92の形成された出力回路基板90を、両基板に設けられた集積回路が埋め込み配線92により電気的に接続されるように接着する。そして出力回路基板90を裏面側から研磨して、出力回路基板90裏面の絶縁膜から埋め込み配線92の端部を露出させ、露出した埋め込み配線92の端部に接触するようにマイクロバンプ93を形成する。

【0038】そして最後に出力回路基板90の裏面に出力端子部100を形成する。出力端子部100はシリコン基板102にこのシリコン基板102を貫通し基板両面側に露出した埋め込み配線104が形成されたものである。埋め込み配線104を形成する導電材料としては、例えば銅、タングステン、金等の低抵抗の金属が使用される。この出力端子部100の入力側の表面に、出力端子部100の絶縁層の表面から露出した埋め込み配線104の一方の端部に接触するようにマイクロバンプ94を形成する。そして出力回路基板90の裏面側の表面に設けられたマイクロバンプ93と出力端子部100の入力側の表面に設けられたマイクロバンプ94とが接触し、出力回路基板90に設けられた集積回路が出力端

子部 100 の出力端子に電氣的に接続されるように両基板を接着する。そして上記出力端子部 100 の出力側の表面には、埋め込み配線 104 の他方の端部に接触するようにマイクロバンプ 106 を形成する。マイクロバンプ 106 は、例えば金やインジウムまたはそれらの合金から形成することができる。また、はんだバンプとしてもよい。

【0039】以上の工程により、光を集光するレンズを備えた透明基板 10 及び光電変換基板 20 からなるイメージセンサ部と、そのイメージセンサ部からの信号を処理するための処理部（増幅変換基板 40、データ記憶基板 70、データ処理基板 80 及び出力回路基板 90）とを一体化した図 6 に示す 3 次元画像処理装置を得ることができる。

【0040】本実施の形態では、多数のマイクロレンズが 2 次元状に形成された石英ガラス製の透明基板に光電変換基板を直接接着するので、支持基板を別途用意する必要がなく支持基板の着脱工程が不要となる。これにより製造工程を大幅に簡略化することができ、簡素かつ容易な工程により 3 次元画像処理装置を製造することができる。また、各集積回路基板の埋め込み配線は貼り合わせ前に形成されるので、信頼性の高い絶縁膜で囲まれた埋め込み配線を形成することができる。

【0041】上記実施の形態では、集積回路を形成するための各半導体基板に二酸化ケイ素からなる絶縁層が内部に形成されたシリコン基板を使用した。二酸化ケイ素からなる絶縁層を含まないシリコン基板を使用してもよい。

【0042】上記実施の形態では、埋め込み配線の両端部にマイクロバンプを形成し、マイクロバンプ同士を接触させて隣接する基板を電氣的に接続する例について説明したが、埋め込み配線の一方の端部にのみマイクロバンプを形成して隣接する基板を電氣的に接続するようにしてもよい。

【0043】上記実施の形態では、集光レンズを備えた透明基板及び光電変換基板からなるイメージセンサ部に、そのイメージセンサ部からの信号を処理するための増幅変換基板、データ記憶基板、データ処理基板、及び出力回路基板の各処理部を研磨及び貼合せを繰り返すことにより形成する例について説明したが、イメージセンサ部を構成する光電変換基板を裏面側から研磨して埋め込み配線を露出させた後、配線により光電変換基板を増幅変換基板と電氣的に接続することもできる。

【0044】また、上記実施の形態と同様にしてイメージセンサ部に研磨及び貼合せにより増幅変換基板を形成し、増幅変換基板を裏面側から研磨して埋め込み配線を露出させた後、配線により増幅変換基板をデータ記憶基板と電氣的に接続することもできる。また、上記実施の形態と同様にしてイメージセンサ部に研磨及び貼合せに

より増幅変換基板及びデータ記憶基板を形成し、データ記憶基板を裏面側から研磨して埋め込み配線を露出させた後、配線によりデータ記憶基板をデータ処理基板と電氣的に接続することもできる。また、上記実施の形態と同様にしてイメージセンサ部に研磨及び貼合せにより増幅変換基板、データ記憶基板、及びデータ処理基板を形成し、データ処理基板を裏面側から研磨して埋め込み配線を露出させた後、配線によりデータ処理基板を出力回路基板と電氣的に接続することもできる。

【0045】なお、上記実施の形態において使用するシリコン基板は、ウエハスケールでもチップスケールでもよい。

#### 【0046】

【発明の効果】本発明の 3 次元画像処理装置の製造方法は、支持基板の着脱工程が不要で、製造工程を大幅に簡略化することができ、簡素かつ容易な工程により 3 次元画像処理装置を製造することができる、という効果を奏する。また、本発明の 3 次元画像処理装置の製造方法は、信頼性の高い絶縁膜で囲まれた埋め込み配線を形成することができる、という効果を奏する。

#### 【図面の簡単な説明】

【図 1】本実施の形態の 3 次元画像形成装置の製造工程を示す概略断面図である。

【図 2】本実施の形態の 3 次元画像形成装置の製造工程を示す概略断面図である。

【図 3】本実施の形態の 3 次元画像形成装置の製造工程を示す概略断面図である。

【図 4】本実施の形態の 3 次元画像形成装置の製造工程を示す概略断面図である。

【図 5】本実施の形態の 3 次元画像形成装置の製造工程を示す概略断面図である。

【図 6】本実施の形態の 3 次元画像形成装置の構造を示す概略断面図である。

#### 【符号の説明】


- 10 透明基板
- 12 マイクロレンズ
- 16 n 型シリコン結晶基板
- 18 p 型不純物層
- 20 光電変換基板
- 22 n 型不純物層
- 26 ゲート電極
- 28 電極
- 34 埋め込み配線
- 40 増幅変換基板
- 70 データ記憶基板
- 80 データ処理基板
- 90 出力回路基板
- 100 出力端子部

A cross-sectional view of a semiconductor device. A top layer (12) contains a "Micro Lens". Below this is a layer (14) with a wavy interface. A middle layer (16) contains a series of rectangular regions (24A, 24B) separated by wavy lines (28, 29). A bottom layer (18) contains a series of rectangular regions (22) separated by wavy lines (30). A central vertical structure (32, 34) passes through the layers. Labels 26 and 36 point to specific regions. Brackets on the right indicate groups of layers: 10 for the top part and 20 for the bottom part.


[illegible]

This cross-sectional view shows a semiconductor device with a micro lens 12 on top. The device includes a substrate 10 with a top layer 14. Below this is a layer 20 containing a p+ region 22 and an n+ region 24A. A gate stack 26 is formed over the n+ region, with a gate 28 and a spacer 29. A channel 30 is defined by the gate. A source/drain region 32 is formed in the n+ region, and a contact 34 is made to it. A second layer 40 is formed over the first layer, containing a p+ region 42A and an n+ region 44A. A second gate stack 46A is formed over the n+ region, with a gate 48A and a spacer 50A. A second channel 52A is defined by the gate. A second source/drain region 54A is formed in the n+ region, and a contact 56A is made to it. A second contact 62 is made to the first source/drain region. A second contact 64 is made to the second source/drain region. A second contact 66 is made to the second source/drain region. A second contact 68 is made to the second source/drain region. A second contact 70 is made to the second source/drain region. A second contact 72 is made to the second source/drain region. A second contact 74 is made to the second source/drain region. A second contact 76 is made to the second source/drain region. A second contact 78 is made to the second source/drain region. A second contact 80 is made to the second source/drain region. A second contact 82 is made to the second source/drain region. A second contact 84 is made to the second source/drain region. A second contact 86 is made to the second source/drain region. A second contact 88 is made to the second source/drain region. A second contact 90 is made to the second source/drain region. A second contact 92 is made to the second source/drain region. A second contact 94 is made to the second source/drain region. A second contact 96 is made to the second source/drain region. A second contact 98 is made to the second source/drain region. A second contact 100 is made to the second source/drain region.

【図4】




【図5】





【図6】



フロントページの続き

| (51) Int. Cl. <sup>7</sup> | 識別記号 | F I           | テーマコード (参考) |
|----------------------------|------|---------------|-------------|
| H 0 1 L 21/8238            |      | H 0 1 L 21/90 | A 5 F 1 1 0 |
| 27/092                     |      | 27/08         | 3 2 1 G     |
| 27/14                      |      | 27/14         | D           |
| 29/786                     |      | 29/78         | 6 1 3 Z     |
| H 0 4 N 5/335              |      |               |             |

(72) 発明者 宮川 宣明

神奈川県海老名市本郷2274番地 富士ゼロ  
ックス株式会社海老名事業所内

F ターム (参考) 4M118 AA10 AB01 BA04 BA14 CA03  
EA04 EA20 FA33 GD01 GD04  
GD07 HA21 HA33  
5B047 BB04 BC01 BC05 DB01  
5C024 CY47 EX43 GX03 GY31 HX01  
HX17 HX40 HX41  
5F033 HH04 HH08 HH11 HH13 HH19  
JJ01 JJ08 KK01 MM30 QQ08  
QQ09 QQ12 QQ37 QQ49 RR04  
SS25 UU05 VV00 VV07 XX10  
5F048 AA09 AB03 AB10 AC03 AC10  
BA09 BB05 BC12 BF01 BF02  
BF03 BF07 BF15 BG12 BG14  
CB02 CB03 CB04  
5F110 AA16 BB10 BB11 CC02 DD03  
DD05 DD21 DD30 EE09 HL03  
NN62 NN71 QQ16 QQ30



**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☐ BLACK BORDERS

☒ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

☐ FADED TEXT OR DRAWING

☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING

☐ SKEWED/SLANTED IMAGES

☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS

☐ GRAY SCALE DOCUMENTS

☐ LINES OR MARKS ON ORIGINAL DOCUMENT

☒ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**